This paper presents a low-noise amplifier (LNA) design for multifunction receiver front-end. Based on the conventional noise cancelling technique, a gain-enhanced noise cancelling structure is presented and the effect of gain-enhanced stage is discussed. The wideband input matching is realized by a current-reuse common-source stage with an active feedback structure to alleviate the tradeoffs between NF, gain, and bandwidth. A peaking gate inductor is inserted to improve gain flatness and bandwidth of the designed amplifier. The proposed LNA was implemented in the 0.130 µm CMOS technology. It achieves a S11 of <−10 dB in a wide frequency range 0.1-8 GHz and a gain of >14 dB with a 14.5 dB peak. Over this range, a minimum NF of 2.6 dB is achieved and the total power consumption is only 17 mW from a power supply of 1.2 V. The results indicate that the proposed structure effectively improves the gain of conventional noise cancelling technique while the noise elimination and wideband input matching are maintained.
Introduction
Low noise amplifier (LNA) must be present at the front end in any wireless receiver. As an utmost important element, the performance of an LNA dictates the overall performance of the receiver and always attracts research interest in the last 3 decades. Next generation of wireless systems need to combine multiple standards in a single device so that the mobile terminals will be able to connect to any networks for any applications. A straightforward way for implementing multistandard receivers is to combine multiple narrowband LNAs together, each designed for a specific frequency band. However, die area, complexity, and cost pose extensive challenges for such implementation. A wideband low-noise amplifier (LNA) that covers multiple standard bandwidths is preferred to save power, cost, and reduce complexity for the front end receiver.
Such wideband LNA must satisfy several stringent requirements, namely, sufficiently gain for a variety of frequency bands, low noise figure (NF), wideband input matching, low power consumption, and not mentioning the size and cost of the amplifier. However, there are always trade-offs between all these requirements, which cannot be very well satisfied simultaneously. For example, the shunt-shunt resistive feedback [1] , common-gate (CG) [2] , and positive active feedback network [3] can achieve good input matching in a relatively wide frequency range. However, they all have the problems of large NF and insufficient gain. To relieve the trade-off between NF and impedance matching exists in wideband LNA, a noise-cancelling technique was originally proposed in [4] and was configured later in [5, 6] . However, the gain performance of the noise cancelling architectures is often less than superior. Other recent works have been presented in a number of symposiums and there is very few publications in the subject in the past 3 years [7] .
In this paper, a modified noise cancelling architecture is exploited, which extends the bandwidth and a gain enhancing component is added for gain compensation. For the input matching, a current reuse common-source stage with active feedback is adopted to relax the trade-offs between NF and bandwidth. A peaking inductor is inserted to improve gain flatness and bandwidth of the amplifier. For the noise cancelling stage, a common gate stage is added in the forwarding path and the overall gain is effectively enhanced by the technique.
2 Resistive feedback and conventional noise cancellation technique 2.1 Resistive feedback Fig. 1 shows the common-source LNA with a resistive feedback. The input impedance and the voltage gain are given by Z in % ðR f k R L Þ=ð1 þ g m1 R L Þ and A v ¼ Àðg m1 À 1=R f ÞR load , respectively, where g m1 is the transconductance of M 1 . R load can be expressed as R load ¼ ðR L k R f Þ, which is the total load resistance of the circuit. The ratio 1=R f is the gain coming from the feedback path. When g m1 ) 1=R f , the voltage gain can be simplified to
The noise figure in matched condition is expressed as
where 1 is the thermal excess noise factor of M 1 , which is $2=3 for long channel device. When
The last three terms represent the noise coming from M 1 , feedback resistor R f , and load resistor R load , respectively. Observe that the increasing of g m1 can lower the NF. A large g m1 is to be achieved by either increasing the drain current (i d ) or by increasing the width and length ratio (W/L) of the transistor. However, large current means more power consumption while a high (W/L) ratio introduces larger parasitic capacitance. As the frequency increases, less parasitic capacitance is tolerated, revealing the tradeoff between bandwidth and noise performance. Even scaling CMOS improves the attainable g m1 per C gs , the short channel effect exhibits a large 1 (2-3 for short channel) and therefore the efficiency of a high g m1 to lower the noise is mitigated because of the second term in Equation 2. To sum up, there are serious tradeoffs between NF, bandwidth and power consumption for the resistive feedback structure. Low NF cannot be achieved simply by increasing g m1 .
Conventional noise cancelling technique
As analyzed in the last section, the effectiveness of increasing g m1 to lower noise figure is limited, especially for the high frequency range. Noise cancelling technique was originally presented in [4] , as shown in Fig. 2 , and has been widely used to improve NF in broadband LNAs.
The noise current of M 1 flows out of node B through the feedback resistor R f and therefore the noise voltage at node A and node B have equal sign. On the other hand, the signal voltages at node A and node B have opposite sign because the gain of common-source stage (M 1 ) is negative. M 2 and M 3 is the combining stage. Both the signal and noise voltages at node A are amplified inversely by common-source stage M 2 while the signal and noise voltages at node B are just transferred by the source follower stage M 3 with no inversion. Therefore, the equal signed signals and opposite-signed noise voltages are produced and added together at the output. By carefully designing the circuit parameters, the noise contribution of the amplifying transistor M 1 can be cancelled. The total output noise voltage V out;n can be expressed as
where A 2 is the gain of M2 and A 3 is the gain of the source follower, which is approximately 1. V A;n , V B,n are the noise voltage at node A and B, which can be expressed as V A;n ¼ I n R s and V B;n ¼ I n ðR s þ R f Þ respectively, where I n is the noise current going through the transistor. Output noise cancellation, V out;n ¼ 0, can be achieved when
In this condition, with the assumption that the load of M 1 is an ideal current source and R L ) R f , the overall gain of the signal is 
Assume A v ) 1, A v in Equation (5) can be simplified to
From Equation (4) and Equation (6), the overall signal gain A v increases with A 2 , which is proportional to R f at the perfect noise cancellation condition. However, R f cannot be too large for matching consideration. A v can also be enlarged by increasing g m1 , but it is limited by the power consumption and transistor size as discussed in Section 2.1. Therefore, the overall gain of noise cancellation structure cannot be too high.
3
The proposed low NF, high gain LNA architecture
Circuit topology
This paper proposes a new modified gain-enhanced noise cancelling architecture, as shown in Fig. 3 . R S is a 50 Ω source impedance. The main amplifying stage is combined by two common-source transistors M1 (NMOS) and M2 (PMOS). M1 and M2 are arranged as a current reuse topology and the overall transconductance of the first stage augments from g m1 to (g m1 þ g m2 ) without increasing in current.
The function of the current-reuse design is two-folded. One is to increase the overall gain of the first stage by enlarging transconductance without increasing power consumption and the size of M1, and the other one is the large transconductance (g m1 þ g m2 ) can effectively alleviate NF, as discussed in Section 2.1, with no big influence to the input matching. Compared with Fig. 2 , the noise sensing stage is realized by an active feedback structure. The shunt feedback resistor R f is used for input matching and sensing the noise current of M1 and M2, which are i n;M1 and i n;M2 respectively. A source follower M f is inserted in the feedback path to alleviate the tradeoff between the NF and input matching. A common-gate stage M3 and R L is exploited into the feedforward path to re-amplify the signal and noise voltages at node B without changing the phases. Note that the bias current of M3 is also part of the current M1, and therefore the voltage drop of R L will be reduced accordingly, leading high output headroom. M4 and M4 are the combing stage.
Active feedback and input matching
The input resistive feedback stage can be taken as two common-source amplifying stage M1 and M2 connected in parallel. Therefore the overall gain of the first stage will be
where A vð1þ2Þ is the overall gain of the input resistive feedback stage, and A v1 , A v2 are the gain of common source transistors M1 and M2. R L1 is the load of transistor M1 which is
Since (1=g m2 ) and (1=g m3 ) are much larger than R f , A v1 can be simplified to g m1 R f . Similarly, A v2 can also be expressed as g m2 R f and the overall gain of the resistive feedback stage will be
The input impedance of the active feedback structure can be expressed as Z in ¼ Z in;1 k Z in;2 k Z in;3 . Z in;1 , Z in;2 , and Z in;3 are the input impedances of M1, M2 and M3, respectively. Z in;3 is infinite and can be ignored. Z in;1 can be calculated as
Taking (7) and (8) into (10), Z in;1 is
And similarly, Z in;2 is
Assuming g m2 R f ) 1 and g m1 R f ) 1, Z in can be determined as
The authors in [8] presents a conventional common-gate amplifier to simultaneously achieve both wideband input signal matching and low noise figure. Other published works also described different methods to increase gain, match impedance and reduce noise [9, 10] . The approach taking by this work is different from the above by design.
From Equation (13), the input impedance is determined by the transistor size and bias condition of M1, M2, M3 and the value of feedback resistor R f . Compared to M2 and M3, the size and transconductance of M1 is more important because M1 is an NMOS transistor and also has a larger bias current than that of M2 and M3. Z in is set to 50 Ω at the low frequency to achieve a perfect input matching. However, both M1 and M2 have the same contribution to the gate capacitance of the input stage. As the frequency increases, the imaginary part coming from the intrinsic capacitance of M1, M2 also increases and the input impedance will deviate from 50 Ω. Therefore, a gate inductor L g is inserted to compensate the imaginary part generating by the parasitic capacitance. Addition of the inductor also extends the LNA bandwidth.
The input matching of LNA is co-determined by three parameters, which are the gate inductance of L g , the capacitance of M1, and the capacitance of M2. Therefore, there will be more flexibility to optimize the input transconductance by varying these three parameters. Besides, a high-frequency gain and gain flatness can also be enhanced by adding the peaking inductor antecedent the transistor gate. As the gate inductance increases, the gain and bandwidth can both be effectively improved. However, a large gate inductor can lead to an overpeaking of the gain, and hence, circuit instability. Therefore, the value of Lg must be appropriately selected. Since the calculation is complicated, LNA parameters S11, S21 and NF are simulated with different values of Lg as shown in Fig. 4 and an inductance of 3 nH is chosen according to the simulation to balance the trade-offs.
Noise cancelling and gain enhancing
Ehsan Kargaran, et al., improved the noise and gain of a common-source amplifier by placing a large resistor between the source and the body to reduce body effect [11] . This simple approach is not applicable to the structure of our design. The noise mainly comes from the first stage transistors M1 and M2. Assuming the noise current generated by the CS stage (M1 and M2) is i n (i n ¼ i n;M1 þ i n;M2 ). i n;M1 and i n;M2 are the noise current generated by M1 and M2. The noise voltages generated by the current i n at node A, B and C are V A;n , V B;n and V C;n , respectively.
The gain of the CS stage M1 and M2, CG stage M3 and combing stage M4 are A vð1þ2Þ , A v3 , and A v4 respectively. The output noise voltage can be calculated as
From Equation (14), this output noise will be zero when
Under this condition, the overall signal gain A v is
Compared with the conventional noise cancelling technique, the overall gain of this structure is improved by a factor of A v3 ð1 þ g m2 Þ as shown in Equation (16). In addition, part of the current of M 3 goes into M 1 and therefore, g m1 increases, which results in lowering the NF further without increasing the size of transistor and the parasitic capacitances.
Measurement results
The proposed low noise amplifier was implemented in the IBM 0.13 µm CMOS technology. Fig. 5 shows the die micrograph. The overall chip area is 0:58 mm Â 1 mm and the core circuit area is only 0:46 Â 0:67 mm 2 . The IC is powered by a 1.2 V supply and draws a DC current of 17 mA. The IC was tested by on-wafer coplanar probing. As shown in Fig. 6 , S11 is below −10 dB ranging from 0.1 GHz to 8 GHz, with a bandwidth of around 8 GHz. In this frequency range, S21 is above 14 dB as shown in Fig. 7 . In general, post layout simulation results agree very well with the testing results on the fabricated LNA. Fig. 8 shows both the simulated and measured noise figure in the interested frequency range with a minimum NF of 2.6 dB and a maximum NF of 3.4 dB. The relatively large discrepancy in NF can also be contributed by the added buffer for testing. Simulation and testing results prove that the proposed technique effectively enhances the overall gain of the wideband LNA without influencing the noise cancelling effectiveness. The circuit performances are summarized in Table I and compared with other wideband LNAs. Clearly, this design achieves the highest gain in a relatively wide bandwidth. The NF is also one of the lowest compared with the other designs.
Conclusions
A modified noise cancelling technique for the wideband LNA was proposed. The structure extends the bandwidth and improves the overall gain of the conventional noise cancelling technique without influences the effectiveness of noise cancellation. The proposed LNA achieves a 0.1-8 GHz bandwidth, a 14 dB gain, and a minimum NF of 2.6 dB. Simulation and measurement results indicate that the proposed gain enhanced noise cancelling technique effectively alleviates the tradeoff between gain, noise figure, and bandwidth. 
